Navigating Precision in ASIC Design: The Strategic Implementation of Automated SystemRDL Parser in Register Abstraction Layer (RAL) with Real-world UVM Showcases | #semiconductors